

```

primitive simple_dff (Q, D, CLK, SET);
  output Q;
  input D, CLK, SET;
  reg Q;

  // Positive edge triggered D flip-flop with active high
  // asynchronous set

  table
    //  D      CLK     SET      Q      Q+
    //  1      (01)    0      :      ?      :      1; // line 1: clocked data
    //  0      (01)    0      :      ?      :      0; // line 2: clocked data

    ?      ?      *      :      ?      :      1; // line 3: ignore: pessimism

    ?      ?      1      :      ?      :      1; // line 4: asynchronous set

    ?      (?0)    ?      :      ?      :      -; // line 5: ignore falling clock

    *      1      ?      :      ?      :      -; // line 6: ignore data edges
    *      0      ?      :      ?      :      -; // line 7: ignore data edges

  endtable
endprimitive

```

FIG. 1




FIG. 2




FIG. 3




FIG. 4

FIG. 5A

0-000000000000000011111111111111XXXXXXXXXXXXXXXX
 1-000000111111XXXX000000111111XXXX000000111111XXXX
 2-0001XXX0001XXX001XX0001XXX0001XX0001XXX0001XXX001XX
 3-01X101X01X101X1X11X01X101X01X1X11X01X101X01X1X11X
 0123 -----

 111X:U:.....L.....L...E..E..L.....L.....
 11X0:U:.....E.....E..E.L.....A.....E.....
 11X1:R:.....E.....E..E.L.....A.....E.....
 11XX:R:.....E.....E..E.L.....A.....E.....
 1X00:U:.....A..E.....A.....LE.....A..
 1X01:R:.....A..E.....A.....LE.....A..
 1X0X:R:.....A..E.....A.....LE.....A..
 1X10:U:.....L.....L.....L..E..E.....L..
 1X11:R:.....L.....L.....L..E..E.....L..
 1X1X:U:.....L.....L.....L..E..E.....L..
 1XX0:U:.....A..E.....AE.L.....A
 1XX1:R:.....A..E.....AE.L.....A
 1XXX:R:.....A..E.....AE.L.....A
 X000:R:E.....E.....L.E..A.....A..
 X001:R:E.....E.....L.E..A.....A..
 X00X:R:E.....E.....L.E..A.....A..
 X010:U:..L.....L.....E..E..L.....L..
 X011:R:..L.....L.....E..E..L.....L..
 X01X:U:..L.....L.....E..E..L.....L..
 X0X0:U:..E.....E.....E.L.....A..A
 X0X1:R:..E.....E.....E.L.....A..A
 X0XX:R:..E.....E.....E.L.....A..A
 X100:R:.....E.....E.....L.E..A..
 X101:R:.....E.....E.....L.E..A..
 X10X:R:.....E.....E.....L.E..A..
 X110:U:.....L.....L.....L..E..E..L..
 X111:R:.....L.....L.....L..E..E..L..
 X11X:U:.....L.....L.....L..E..E..L..
 X1X0:U:.....E.....E.....E..E.L.....A
 X1X1:R:.....E.....E.....E..E.L.....A
 X1XX:R:.....E.....E.....E..E.L.....A
 XX00:U:.....A.....A..E.....A.....LE..
 XX01:R:.....A.....A..E.....A.....LE..
 XX0X:R:.....A.....A..E.....A.....LE..
 XX10:U:.....L.....L.....L..L..E..E..
 XX11:R:.....L.....L.....L..L..E..E..
 XX1X:U:.....L.....L.....L..L..E..E..
 XXX0:U:.....A.....A..E.....AE.L..
 XXX1:R:.....A.....A..E.....AE.L..
 XXXX:R:.....A.....A..E.....AE.L..

FIG. 5B

FIG. 6

	I, Q +	0 0 0 1	0 0 1 1	0 1 1 1	1 0 0 1	1 0 1 1	1 1 0 1	1 1 1 1
I-,Q								
0001	R	L		E				
0011	R	E		L	L			
0101	R	E		L		E		
0111	R		L	E				L
1001	R	E			L	E		
1011	R		L		E			L
1101	R			E	E			L
1111	R			L	L	E		

FIG. 7

SET,Q D,CLK

		00	01	11	10	
		00	0	0	0	
		01	DC	0	DC	DC
		11	DC	DC	DC	DC
		10	1	1	1	1

FIG. 8

D		0	1
SET, Q	00	0	1
	01	0	1
	11	DC	1
	10	DC	DC

FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13